ABSTRACT This study mainly develops a high-efficiency single-input triple-outputs dc/dc converter (HSTDC) with a soft-switching technique for high step-up applications. In general, multiple output voltages with only one single input power source is always required for the applications of renewable energy or electric vehicles. At the high step-up operation, the proposed HSTDC has a high voltage conversion ratio to sustain the high-voltage dc bus for the utilization of dc/ac inverter. The proposed HSTDC uses a coupled inductor with lower turn ratios to achieve the high step-up voltage gain and adopts an auxiliary inductor to adjust the voltage of the auxiliary output terminal indirectly. Moreover, the utilization of voltage clamping and zero-current switching (ZCS) in the proposed HSTDC is helpful for accomplishing the goal of high-efficiency power conversion and three output voltage levels. In addition, the effectiveness of the proposed HSTDC is verified by rich experimental results.
I. INTRODUCTION
Multiple-output dc/dc converters have been widely used in many applications, such as hybrid electric vehicles, space crafts, uninterruptible power systems, and so on [1] - [5] . By dealing with the issue of global warning, clean energies, such as fuel cell, photovoltaic, and wind energy, etc., have been rapidly promoted [6] - [8] . For the improvement of the global environmental issue and lack of natural energy, the evolution of electric vehicles with renewable energy as a replacement for the fossil-fuel vehicle has rapidly developed [9] . In order to achieve high voltage-gain applications with a low-voltage power source, the coupled-inductor-based converters in [10] - [14] were investigated in recent years. The requirement of high step-up converter with high-efficiency power conversion, a smaller volume, and a lower manufacturing cost has been increasing in the last decade [10] , [15] - [17] . Although a 1kW experimental prototype with a lower inputcurrent ripple for a grid-connected photovoltaic system was designed in [10] , it absolutely increased the manufacturing cost and the circuit volume by using two coupled inductors. In spite of an ultra-step-up converter was presented for the high-efficiency application in [11] , the corresponding The associate editor coordinating the review of this manuscript and approving it for publication was Madhav Manjrekar.
capacitor with a high voltage rating was selected to ensure the safety operation. In [12] , the converter was designed with the interleaving technique for achieving a high output voltage 900V. But, the unbalance problem for dividing voltages on series capacitors should be further solved. Although the switched capacitors in [15] were used for obtaining a small and light-weight converter, a large amount of diodes and capacitors were required in this topology. Moreover, a highefficiency single-input multiple-output converter [17] was presented with the property of zero-current switching (ZCS). But, the clamped capacitor with a higher capacitor value in [17] should be chosen for high power applications. While the utilization of soft switching techniques to minimize switching losses was demonstrated in [18] , larger coupled losses and leakages could be produced by the selection of higher turns ratios in a current-fed converter. In addition, the conventional inductor-based boost converters for high voltage-ratios applications are not sufficient to step up the input voltage source because of high switching losses and high voltages across power switches. As a result, power switches with lower turned-on resistors for decreasing conduction losses and voltage stresses are required. Although a 2kW experimental prototype in [19] was built with the property of high-efficiency power conversion, numerous windings for a coupled inductor and power diodes were used for only one output terminal. Chen et al. [20] designed a CLLC resonant tank to minimize the corresponding switching losses. However, the values of capacitors and inductors should be strictly considered for promising all switches to work with the soft-switching characteristic, and an external control system is required to guarantee the operation stability. Besides, complicated control stages were required for performing precise response behavior in [21] . Even though the properties of coupled-inductor-based converters and soft-switching technique presented in [9] - [21] could be a significant progress, more power switches and passive components are always required so that the corresponding cost and volume will be inevitably increased. For the requirement of single-input multiple-output (SIMO) operation, the design of an auxiliary inductor could be used for dc/dc converters [14] , [17] , [22] , [23] . Although Wang et al. [24] , [25] and Zheng et al. [26] presented multiple-output converters with simple frameworks, complicated control schemes were required for ensuring system stabilization. Wai et al. [23] introduced a SIMO dc/dc converter with bidirectional current flow and soft switching behaviors for the high-efficiency power conversion. But, the circuit components in [23] including three power switches, one coupled inductor, two inductors, four diodes, and five capacitors will result in a higher manufacturing cost and a larger volume. Yu et al. [27] proposed a high-efficiency bidirectional dc/dc converter constructed by a coupled inductor with the interleaved topology. Although the topology in [27] can achieve high-efficiency power conversion, many battery modules were connected in series to form a high voltage bus because of a low voltage gain. Moreover, the mega-watt level topology was demonstrated in [28] with multilevel outputs and bidirectional operation for a wide power range. Although the topology in [28] was utilized for ultra-high power applications, it had enormous control architecture for supporting the system stabilization, and the hard-switching operation will degenerate the power conversion efficiency. In addition, a high step-up dc/dc converter with the property of high-efficiency power conversion and wide operational range was constructed in [29] with low input-current ripple for renewable energy applications. Because an additional magnetizing inductor should be used for transferring the energy in [29] , the corresponding volume will be increased. Ray et al. [30] proposed an integrated dual-output converter with synchronous switches for decreasing conduction losses. However, two duty cycles for power switches to be carefully designed will restrict the output voltage range. For decreasing the manufacturing cost of traditional single-input dual-output (SIDO) converters, Chen et al. [31] presented a SIDO Ć uk converter. Although the zero-voltage switching (ZVS) technique is designed over a wide load range, the negative output voltage to be considered will complicate the system at the issue of common ground situation. Although Ganjavi et al. [32] investigated a simple structure with medium and high output voltages, four power switches were required to increase the manufacturing cost and the converter volume at a low power application.
For accomplishing the objectives of high-efficiency power conversion, low manufacturing cost and multiple output terminals, a high-efficiency single-input triple-outputs dc/dc converter (HSTDC) topology is designed in this study, and an experimental prototype is built to validate the corresponding theoretical analyses. This study is organized into five sections. Following the introduction, the operation principle and steady-state analyses of the proposed HSTDC are presented in Section II. In Section III, the circuit design considerations and the components selection guideline of the proposed converter are explained in detail. In Section IV, experimental results are provided to validate the effectiveness of the proposed converter, and performance comparisons with other converters in previous researches are given to show the superiority of the proposed HSTDC. Finally, conclusions are drawn in Section V.
II. OPERATION PRINCIPLE AND STEADY-STATE ANALYSES
The system configuration for the proposed high-efficiency single-input triple-outputs dc/dc converter (HSTDC) topology is depicted in Fig. 1 . The major symbol representations are expressed as follows. In Fig. 1 ., the low-voltage-side circuit (LVSC) is composed of the low-voltage switch (S 1 ), the primary-side winding (L p ) of the coupled inductor (T r ), and the low-voltage input terminal (V Low ). By turning the low-voltage switch (S 1 ) on/off to draw/release energy to the secondary-side winding (L s ) of the coupled inductor (T r ). Then, the clamped circuit is composed of the clamped diode (D 1 ), the clamped capacitor (C 1 ), the middle-voltage filter capacitor (C O3 ), and the middle-voltage output terminal (V O3 ). It mainly absorbs the energy stored in the primary-side leakage inductor (L k ) for protecting the low-voltage switch (S 1 ) and releasing energy to the middle-voltage capacitor (C 2 ) and the middle-voltage output terminal (V O3 ). Moreover, the middle-voltage balanced circuit has the middle-voltage capacitor (C 2 ), the middle-voltage balanced diode (D 2 ), and the secondary-side winding (L s ) of the coupled inductor (T r ). It mainly absorbs energy stored in the clamped capacitor (C 1 ) and the middle-voltage filter capacitor (C O3 ) for boosting FIGURE 1. System configuration of high-efficiency single-input triple-outputs dc/dc converter. VOLUME 7, 2019 the voltage conversion ratios and releasing energy to the high-voltage dc bus terminal (V O1 ). In addition, the highvoltage-side circuit (HVSC) has the high-voltage diode (D 3 ), the high-voltage filter capacitor (C O1 ), and the high-voltage dc bus terminal (V O1 ). It mainly releases energy to the high-voltage dc bus terminal (V O1 ) through the high-voltage diode (D 3 ). Furthermore, the auxiliary circuit contains the auxiliary inductor (L aux ), the auxiliary diode (D 4 ), the auxiliary source filter capacitor (C O2 ), and the auxiliary source output terminal (V O2 ). It can charge the auxiliary source for peripheral components usage. V Low (I Low ) denotes the voltage (current) of the input power source at the LVSC. R O1 , R O2 , and R O3 express the equivalent loads for the high-voltage dc bus terminal (V O1 ), the auxiliary source output terminal (V O2 ), and the middle-voltage output terminal (V O3 ), respectively. T 1 is the driving signal for the low-voltage switch (S 1 ).
The proposed HSTDC has three output ports with different voltage levels, and only one low-voltage input port. In this study, the output terminals are defined as the high-voltage dc bus (V O1 ), the auxiliary source (V O2 ), and the middlevoltage output terminal (V O3 ), respectively. In order to simplify the description for the output powers of the proposed HSTDC, individual output powers can be denoted as P O1 = V 2 O1 /R O1 for the high-voltage dc bus terminal,
O2 /R O2 for the auxiliary source terminal, and P O3 = V 2 O3 /R O3 for the middle-voltage output terminal, respectively. Moreover, the total output power can be expressed as P O1 + P O2 + P O3 = P OT .
The proposed HSTDC has two essential characteristics for boosting input voltage and generating different voltage levels. To simplify the mathematic derivations, all of the voltages across a power switch and diodes are ignored. Moreover, it is assumed that the clamped capacitor (C 1 ) and the middle-voltage capacitor (C 2 ) are large enough to be considered as constant voltage sources V C1 and V C2 , respectively. The equivalent circuit, voltage definition, and current definition are illustrated in Fig. 2 . For describing the operational modes more clearly, the characteristic waveforms and the operation principle of the proposed HSTDC are depicted in Figs. 3 and 4 , respectively. Figure 2 shows the equivalent circuit of the proposed HSTDC, and the operation of the proposed HSTDC is 
Moreover, the coupling coefficient of the coupled inductor (T r ) can be expressed as
In Fig. 2 , C S1 and D S1 are the intrinsic capacitance and the body diode of the power switch. In order to simplify theoretical analyses, the power switch and diodes in the proposed converter are considered as ideal components. Figures 3 and 4 show the characteristic waveforms and the operation principle of the proposed HSTDC. The power flow forwards from the LVSC to the HVSC, the auxiliary circuit, and the clamped circuit, respectively, and one describes the operational modes via the equivalent circuit in Fig. 2 releases to the middle-voltage output terminal (V O3 ) continuously. During modes 1 and 2, the voltage relationship can be expressed as
can be rearranged as
Since the voltage across the primary-side magnetizing inductor (L m ) is equal to v Lp , one can obtain
According to (5) and v Ls = Nv Lp , the voltage across the middle-voltage capacitor can be expressed as
3) Mode 3 [t 2 ∼ t 3 ]: At time t = t 2 , the low-voltage switch (S 1 ) is turned off. The energy stored in the leakage inductor (L k ) still needs to release energy, the current direction could not be changed immediately. As a result, the clamped diode (D 1 ) is conducted, and the corresponding energy is absorbed by the clamped capacitor (C 1 ). 
The leakage inductor (L k ) still needs to release energy to the clamped capacitor (C 1 ), the middle-voltage output terminal (V O3 ), and the auxiliary source (V O2 ) continuously. At this mode, the voltages across L p and L s can be given by
v Ls = Nv Lp (8) is the same as the one at mode 5 to transmit the energy to the middle-voltage output terminal (V O3 ). The current ascendant slope of i Lk is limited by the leakage inductor (L k ), and no current is available in the HVSC, the middle-voltage balanced circuit, and the clamped circuit. As a result, the low-voltage switch (S 1 ) is turned on under the condition of zero-current switching (ZCS) to alleviate the switching loss. Moreover, the current in the high-voltage diode (i D3 ) decays to zero, and the current direction of the secondary-side winding (i Ls ) changes to conduct the middle-voltage balanced diode (D 2 ). After that, the primary-side magnetizing inductor (L m ) will be magnetized again by the low-voltage input source (V Low ), and one switching cycle is completed. Due to the coupled inductor with a good coupling effect, the leakage energy is much smaller than the energy of a ferrites powder core. Because the proposed circuit topology has excellent voltage clamping property, the leakage energy can be fully absorbed. For simplifying mathematical derivations, the coupling coefficient is assumed to be k = 1. To derive the voltage gains of the proposed HSTDC, the voltages of V C1 and V C2 should be obtained in advance. Applying the principle of the volt-second balance [33] for the primary-side magnetizing inductor (L m ) and the secondary-side winding (L s ) can obtain
According to (9) and (10), the voltages of V C1 and V C2 can be calculated as
At modes 3 and 4, the voltage across the primary-side magnetizing inductor (L m ) and the voltage of the high-voltage dc bus (V O1 ) can be respectively expressed as
By substituting (6) and (7) into (14), and using the voltage relation of v Ls = Nv Lp , the voltage gain (G V 1 ) of the proposed HSTDC from the LVSC to the HVSC can be represented as
Moreover, the clamped diode (D 1 ) is conducted to transmit the energy to the clamped capacitor (C 1 ) at mode 4, and the clamped capacitor (C 1 ) has released energy to the middle-voltage output terminal (V O3 ) at mode 5. As a result, the middle-voltage output terminal (V O3 ) can be represented as
According to (16) , the voltage gain (G V 3 ) of the proposed HSTDC from the LVSC to the middle-voltage output terminal (V O3 ) can be calculated as
For calculating the discharge time of the auxiliary inductor between modes 1 and 6, the time interval can be denoted as d x T s = [(t 6 −t 5 )+(t 1 −t 0 )]. By using the volt-second balance theorem [33] , the average voltage of the auxiliary inductor (L aux ) should be equal to zero during one complete switching cycle (T S ), and one can obtain
By substituting (13) into (18) , the auxiliary voltage gain (G V 2 ) of the proposed HSTDC from the LVSC to the auxiliary source (V O2 ) can be expressed as
Then, the average current (i D4(avg) ) of the auxiliary diode (D 4 ) can be represented as
where the maximum current (i Laux(max) ) of the auxiliary inductor (L aux ) can be expressed as
By substituting (21) into (20), the average current (i D4(avg) ) of the auxiliary diode (D 4 ) can be calculated as
By assuming that the average current (i D4(avg) ) is equal to the auxiliary source current, one can obtain
where R O2 is the equivalent load at the auxiliary circuit. From (22) and (23), the duty cycle (d x ) can be given by
By substituting (24) into (19) , the voltage gain (G V 2 ) of the proposed HSTDC from the LVSC to the auxiliary source (V O2 ) can be rearranged as
III. DESIGN GUIDELINE OF CIRCUIT COMPONENTS
In this study, the proposed high-efficiency single-input tripleoutputs dc/dc converter (HSTDC) is assumed to be operated with one input power source 12V±10% and has three different voltage levels for three specific utilizations. For this case, a 12V power supply is utilized for the low-voltage input source in the low-voltage-side circuit (LVSC). Moreover, the output terminals have three different voltage levels, including the high-voltage dc bus 200V, the middle voltage 40V, and the auxiliary source voltage 25V ∼ 30V.
To demonstrate the proposed HSTDC in practical applications, the maximum power at the high-voltage-side circuit (HVSC) is set at 800W (i.e., the equivalent load R O1 = 50 ); the maximum power at the auxiliary circuit is set at 100W (i.e., the equivalent load R O2 = 6.25 ), and the maximum power at the middle-voltage output terminal is also set at 100W (i.e., the equivalent load R O3 = 16 ) for validating the experimental prototype. In addition, this converter is operated with a 50kHz switching frequency (f S = 50kHz), The voltage gain (G V 2 ) in (25) and the auxiliary source power (P O2 ) with respect to the auxiliary inductors (L aux ) at the duty cycle d 1 = 0.7 under different values of R O2 are depicted in Fig. 7(a) and (b) , respectively. By considering the range of V O2 = 25V ∼ 30V (i.e., the minimum value of V O2 is set 25V), the minimum voltage gain from the LVSC to the auxiliary source is about G V 2 = 2.083, and the corresponding maximum power is about P O2 = 104W . As a result, the value of the auxiliary inductor (L aux ) can be obtained as L aux = 5.2µH at this specific condition. Moreover, substituting the value of the auxiliary inductor L aux = 5.2µH into Fig. 7(b) , the maximum voltage gain (G V 2 ) and the corresponding power (P O2 ) are 2.5 and 69.2W, respectively, and the voltage of the auxiliary source is 30V. In order to achieve the preset voltage range of V O2 , the value of the auxiliary inductor (L aux ) can be selected as L aux = 5.2µH for the voltage gain range (G V 2 ) during 2.083 ∼ 2.5 and the power range (P O2 ) during 69.2W ∼ 104W. Regardless of the variations of the power (P O2 ) between 69.2W ∼ 104W, it will produce the output voltage range from 25V to 30V for charging the auxiliary source (e.g., battery module). Although the voltage of the auxiliary source (V O2 ) cannot be regulated freely, the predetermined voltage range by the design of the auxiliary inductor (L aux ) is appropriate to provide the floating charge voltage for an energy storage device (e.g., battery module) as the load in the auxiliary circuit. Even though it is easy to realize multiple dc outputs with a coupled-inductor-based converter by adding more transfer windings, the magnetic core of the coupled inductor will be selected carefully to hold up the transferring energy. By regulating the power switch (S 1 ), the proposed HSTDC with the turns ratio of N = 3 can control two output voltages (V O1 and V O3 ), and the compromised choice of the auxiliary inductor L aux = 5.2µH can manipulate the output voltage (V O2 ) for the auxiliary source in this study.
In order to select appropriate power switch and diodes, the corresponding voltage and current stresses should be considered. The proposed topology in this study has favorable voltage-clamping performance to absorb the leakage energy for effectively transmitting to output terminals. Therefore, the broken phenomena of the power switch (S 1 ) because of the voltage spike on the leakage inductor (i.e., L k ) can be prevented by the designed clamped capacitor (C 1 ). From By analyzing mode 2 in Fig. 4 , the relation of
holds, and the diode (D 4 ) is reversed bias at this time interval. Since no current flow is passed through the diode (D 4 ), the ascendant slope of this diode current (di D4 /dt) is equal to zero. Thus, the relation of v D4 = V O2 can be obtained. Because the voltage level of the auxiliary source is preset at 25V ∼ 30V, and the stray inductances effect is considered, a schottky diode with 100V voltage rating can be selected for the diode (D 4 ) so that the corresponding reverse-recovery current can be further reduced. For ensuring the proposed HSTDC to be operated at the continuous conduction mode (CCM), the minimum value of the primaryside magnetizing inductor (L m ) inside the coupled inductor (T r ) should be designed as L m(min) = d 2 1 V Low /(2f S I Low ) from mode 3 to mode 5. Moreover, the LVSC to the middle-voltage output terminal is a conventional boost topology, and the minimum value of the primary-side magnetizing inductor (L m ) operated at CCM should be designed as L m(min) = V Low d 1 T S / i Lm from mode 1 to mode 2. In addition, it is assumed the maximum current of the high-voltage dc bus I O1(max) = 4A (V O1 = 200V and P O1(max) = 800W); the maximum current of the auxiliary source I O2(max) = 4A (V O2 = 25V and P O2(max) = 100W); the maximum current of the middle-voltage output terminal I O3(max) = 2.5A (V O3 = 40V and P O3(max) = 100W). By considering the maximum total power P OT(max) = 1kW and the input voltage V Low = 12V, the average magnetizing inductor current (i Lm(avg) ) equal to the input current (I Low ) can be approximated as i Lm(avg) = I Low = 83.3A. Thus, the ripple current i Lm = 2i Lm(avg) = 166.6A can be obtained when the proposed converter is assumed to be operated at the boundary between the CCM and the DCM (i.e., the minimum magnetizing inductor current i Lm(min) = 0A). Increasing the switching frequency of a power converter will bring a number of benefits. For example, passive component size can be reduced as the requirements for stored energy decrease, and increasing control loop bandwidths will enhance dynamic performance. In order to lower the conduction loss compared with commonly switching frequency 10 ∼ 20kHz, a higher switching frequency 50kHz is selected in the proposed converter, and the corresponding switching loss can be alleviated with the property of ZCS feature. By considering the switching frequency (f S = 50kHz), the input current at the full-load condition (i.e., maximum total power P OT(max) = 1kW) and the ripple current, the values of L m(min) = 0.7µH from mode 3 to mode 5 and L m(min) = 1µH from mode 1 to mode 2 can be calculated. In order to ensure the CCM operation for the proposed converter, the value of L m = 1µH can be chosen as the primary-side magnetizing inductor of the coupled inductor (T r ). Furthermore, the maximum current of the power switch (S 1 ) can be represented as i S1(max) = i Lm(max) = i Lm(avg) + 0.5 i Lm = 166.6A. Thus, the power MOSFET with the voltage rating 75V and the minimum current stress to be larger than 166.6A for the power switch (S 1 ) can be selected.
According to the magnetic field principle, the relation of the magnetic motive force (F), the winding turns (N ), and the winding current (i) can be represented as F = Ni. Moreover, the relation of the magnetic flux (φ), the total magnetic resistance (R T ), and the magnetic motive force (F) can be given by
where the total magnetic resistance (R T ) can be expressed as R T = R g +R l , in which R l is the core magnetic resistance, and R g is the air magnetic resistance. By the law of conservation of energy, and the electromagnetic principle, the relation of the current (i) and the magnetic flux (φ) can be given as
By comparing (26) and (27) , the total magnetic resistance (R T ) can be rearranged as
Substituting (28) into (26), the magnetic flux (φ) can be given by
In addition, the magnetic flux density (B) can be expressed as
where A is the cross-section area of the magnetic core. The air magnetic resistance (R g ) can be represented as
where l is the length of the air gap, and u 0 is the air permeability coefficient (4π × 10 −7 ). In this study, a ferrite powder core (i.e., EPCOSB66344 EE-55) with the maximum magnetic flux density B = 390mT, the cross-section area A = 354mm 2 , and the maximum magnetic flux φ = 138µweber is selected as the magnetic core of the coupled inductor, and the corresponding air gap is designed as 0.8mm. According to (31) , the air magnetic resistance (R g ) can be calculated as 1.8M . Because the value of R g is much larger than the value of R l , the relation of R T= R g holds. By substituting the primary-side magnetizing inductor (L m ) and the air magnetic resistance (R g ) into (28) 
can be obtained from the Gauss' low [33] . According to I O1 = 4A, d 1 = 0.7, f S = 50kHz, and 1% voltage variation in (11) and (12), the clamped capacitor (C 1 ) and the middle-voltage capacitor (C 2 ) should be larger than 21µF and 45.1µF, respectively. In order to cope with unpredictable effect in practical applications, the practical values of C 1 and C 2 are selected 24µF and 51µF, respectively. The metalized-polyester film capacitors are adopted in this study because they have many distinguishing characteristics, such as low equivalent series resistance, fast dynamic response, and fast charging and discharging. To select the high-voltage filter capacitor (C O1 ), the auxiliary source filter capacitor (C O2 ), and the middle-voltage filter capacitor (C O3 ) for reducing the output ripple voltage, the value of VOLUME 7, 2019 the capacitors should be exactly designed. By substituting I O1(max) = 4A and I O2(max) = 4A into C O1 = I O1 /( V O1 f S ) and C O2 = I O2 /( V O2 f S ), the values of C O1 and C O2 should be respectively larger than 40µF and 320µF for promising the output voltage variation under 1%. In addition, the partial energy stored in the middle-voltage filter capacitor (C O3 ) should be delivered to the middle-voltage capacitor (C 2 ). By substituting I O1(max) = 4A and I O3(max) = 2.5A into C O3 = (I O1 + I O3 )/( V O3 f S ), the value of C O3 should be larger than 325µF. In order to cope with unpredictable effect and lower ripple voltage variation in practical applications, the practical values of electrolytic capacitors (C O1 , C O2 and C O3 ) are selected as 100µF, 680µF, and 680µF, respectively.
For the stable operation of the proposed HSTDC, the feedback control is used to solve the problem of the output voltage varied with load variations, and a digital signal processor (DSP) TMS320F28335 manufactured by Texas Instruments is adopted to satisfy the requirement of feedback control and stable operation. In this control scheme, a conventional proportional-integral (PI) controller without complex mathematical dynamic models is utilized. In this study, the output voltages (i.e., the high-voltage dc bus (V O1 ) and the middle-voltage output terminal (V O3 )) of the proposed HSTDC are controllable via the conventional PI control framework, and the voltage level of the auxiliary source (V O2 ) is regulated by the design of the auxiliary inductor (L aux ). Although the voltage of the auxiliary source (V O2 ) is incontrollable real time, the predetermined voltage range by the design of the auxiliary inductor (L aux ) is appropriate to provide the floating charge voltage for an energy storage device (e.g., a battery module) as the load in the auxiliary circuit.
IV. EXPERIMENTAL RESULTS
In order to verify the effectiveness of the proposed high-efficiency single-input triple-outputs dc/dc converter (HSTDC) in practical applications, the experimentations of the proposed HSTDC are provided in this section. According to the circuit analyses in Section II and the design considerations in Section III, the circuit components and the preset electrical specifications of the proposed HSTDC are summarized in Tables 1 and 2 , respectively. The practical photographs of the proposed HSTDC and the experimental equipment are depicted in Fig. 8(a) and 8(b) , respectively. The PI control methodology and the analog/digital (A/D) sampling action are carried out in a 32-bit floating point DSP TMS320F28335 with a sampling frequency of 20kHz. The PWM duty cycle is produced by up-and-down counters and comparators in the DSP. Then, the corresponding PWM duty cycle is sent to gate driver for driving the power switch.
The measured waveforms of the power switch (S 1 ), diodes (D 1 , D 2 , D 3 and D 4 ) , and the coupled inductor (T r ) of the proposed HSTDC under the total output power P OT = 500W (P O1 = 330W, P O2 = 70W and P O3 = 100W) are depicted in Fig. 9 , where the input voltage at lowvoltage-side circuit (LVSC) is considered as V Low = 12V. From Fig. 9(a) , the leakage inductor restricts the instantaneous current change, and the current direction could not be changed immediately in the auxiliary inductor. It is obvious that power switch (S 1 ) is turned on under the property of zero-current switching (ZCS) so that the corresponding switching loss can be reduced. Moreover, the voltage across the power switch (S 1 ) is clamped at 40V. As can be seen from Fig. 9(b) , when the power switch (S 1 ) is turned off, the clamped diode (D 1 ) is conducted to transfer the energy stored in the leakage inductor to the clamped capacitor (C 1 ), and the reverse-recovery current inside the clamped diode (D 1 ) is approximately zero due to the selection of a schottky diode. From Fig. 9(c) , the middle-voltage balanced diode (D 2 ) is conducted to transfer the energy to the middle-voltage capacitor (C 2 ) from the secondary-side winding (L s ), the clamped capacitor (C 1 ), and the middle-voltage filter capacitor (C O3 ). Due to the selection of a schottky diode, the reverse-recovery current inside the middle-voltage balanced diode (D 2 ) is also approximately zero. As can be seen from Fig. 9(d)-Fig. 9(e) , the high-voltage diode (D 3 ) and the auxiliary diode (D 4 ) are conducted when the diodes are forward bias, and the energy is delivered to the high-voltage dc bus (V O1 ) and the auxiliary source (V O2 ), respectively. Because there is no reverse-recovery current inside the high-voltage diode (D 3 ) and the auxiliary diode (D 4 ), the effect of the electromagnetic interference (EMI) can be alleviated, and the power consumption on the diodes can be decreased for the high power conversion. In addition, the current waveforms of the primary-side magnetizing inductor (i Lm ), the primary-side winding (i Lp ), and the secondary-side winding (i Ls ) inside the coupled inductor (T r ) are depicted in Fig. 9(f) . It is obvious that the proposed HSTDC is operated at CCM owing to the minimum value of i Lm to be larger than zero. The corresponding waveforms of the input voltage (V Low ) and three output voltages (V O1 , V O2 and V O3 ) are depicted in Fig. 10. From Fig. 10 , the output voltages can be stably controlled to achieve the desired values via the feedback control. The voltage ripple percentages of V O1 , V O2 and V O3 are 0.45%, 0.67%, and 0.5%, respectively.
When the output power is increased to the maximum power P OT = 1kW (P O1 = 800W, P O2 = 100W and P O3 = 100W), the measured waveforms of the power switch (S 1 ), diodes (D 1 , D 2 , D 3 and D 4 ), and the coupled inductor (T r ) of the proposed HSTDC are depicted in Fig. 11 , where the input voltage at the LVSC is considered as V Low = 12V. As can be seen from Fig. 11(a) , the switching loss also can be alleviated because the power switch (S 1 ) is also operated under the property of ZCS condition, and the voltage across the power switch (S 1 ) is also clamped at 40V. By observing Fig. 11(b)-Fig. 11(e) , the clamped diode (D 1 ), the Fig. 11(f) , the energy transmission between the primary side and the secondary side of the coupled inductor (T r ) is obvious. As a result, the correctness of the designed air gap can be verified to prevent the coupled inductor from entering the magnetic saturation area. From Fig. 11(f) , it can conclude that less copper loss is produced inside the coupled inductor because there are lower ripple currents (i Lp and i Ls ) at the full-load operation, and the power conversion efficiency can be significantly improved. In addition, the corresponding waveforms of the input voltage (V Low ) and three output voltages (V O1 , V O2 and V O3 ) are depicted in Fig. 12 . As can be seen from Fig. 12 , the output voltages also can be stably controlled to the predetermined levels via the feedback control. The voltage ripple percentages of V O1 , V O2 and V O3 are 0.56%, 0.73%, and 0.61%, respectively.
In spite of operating at half-load (P OT = 500W) or full-load (P OT = 1kW) conditions, the power switch (S 1 ) in the proposed HSTDC is operated under the ZCS condition to reduce the switching loss, and stable output voltage levels can be exactly regulated by the feedback control and the design of the auxiliary inductor. By observing Fig. 10 and The waveforms including the power conversion efficiency and three output powers of the proposed HSTDC are depicted in Fig. 15(a) . In the experiments, the converter efficiency is evaluated via Power Analyzer WT500 equipment, manufactured by the Yokogawa Electric Corporation. The bandwidth of the WT500 is 0.5Hz to 100kHz, and the accuracy of the measured power is within ±0.1%. The experimental results reveal that the maximum efficiency is measured to 84962 VOLUME 7, 2019 FIGURE 12. Experimental waveforms of input and output voltages at P OT = 1kW. be 96.5% under the output power about 250W (P O1 = 120W, P O2 = 70W and P O3 = 60W) in Fig. 15(a) . Moreover, the efficiency is also measured to be 90.4% under the maximum output power P OT = 1kW.
In order to explain the power conversion efficiency of the proposed HSTDC, the power losses caused by main circuit components [34] are introduced. The power consumptions on power switch and diodes are denoted as P S1 for switch S 1 ; P D1 , P D2 , P D3 and P D4 for diodes D 1 , D 2 , D 3 and D 4 , respectively. Moreover, the power consumptions in the coupled inductor contain the copper loss (P cu ) and the core loss (P fe ). Because metalized-polyester film capacitors are used, the corresponding power consumptions can be neglected in power loss analyses. In addition, the turn-on resistance of power switch and the forward voltages of diodes can be represented as R ds and V F , respectively. By the amp-second balance theory [33] , the charging currents are equal to the discharging currents on the capacitors (C 1 and C 2 ), and the diode currents can be expressed as I D1(rms) = I O3(rms) and I D2(rms) = I O1(rms) , respectively. Thus, one can obtain the following relations: 
According to the relation of P fe = C m f α eq B β f S in [35] , the maximum core loss can be calculated as P fe(max) = 8W via the datasheet of EE-55 ferrite core, and the practical core loss in the proposed converter with the typical value of β = 2.5 can be rearranged as
Because the small current pass through the auxiliary inductor (L aux ) with low resistance, the power loss of the auxiliary inductor can be neglected. Meanwhile, the parasitic parameters are summarized in Table 3 . As a result, the total power loss in the proposed HSTDC can be represented as P loss = P S1 + P D1 + P D2 + P D3 + P D4 + P cu + P fe (39)
From (39), the calculation of the power conversion efficiency with parasitic parameters can be expressed as
As can be seen from Fig. 15(a) , the calculated maximum efficiency is 97.405% by substituting the powers (P O1 = 120W, P O2 = 70W and P O3 = 60W) at the maximum power conversion efficiency into (40). The corresponding power loss ratio of the proposed HSTDC is depicted in Fig. 15(b) . The above experimental results agree well with those obtained from theoretical analyses given in Section II and the prototype manufacturing considerations given in Section III. According to the experimental verification, the proposed HSTDC can achieve the objectives of three different voltage levels and high power conversion efficiency.
In order to exhibit the advantages of the proposed HSTDC, comprehensive comparisons of step-up dc/dc converters in previous literatures are summarized in Table 4 . As can be seen from the tabular data, the circuit frameworks in [12] , [13] belong to single-input single-output (SISO) dc/dc converters without the function of multiple output voltages. Moreover, the topologies in previous works [14] , [17] , [23] , [30] - [32] belong to single-input multiple-output (SIMO) dc/dc converters to be similar to the proposed one in this study. As high step-up behaviors obviously can be demonstrated by electrical specifications in [14] , [17] and [23] , the design similar to the one in the proposed HSTDC has been reported. Although the power conversion efficiency of the framework in [14] is slightly larger than the one in the proposed HSTDC, the amount of power switches in [14] is four times the requirement in this study, so that the manufacturing cost in [14] is inevitably increased. In addition, the third output port is constructed in the proposed HSTDC with a controllable voltage level, and the required capacitor value of the clamped capacitor is lower than the one in the converter [17] . Moreover, the voltage gain and the power conversion efficiency of the proposed HSTDC are higher than the ones in [17] . In addition, the converters without coupled inductors may be operated with narrow voltage-gain ranges for dual outputs applications in [30] - [32] . Owing to hard switching conditions in these topologies, the power consumptions on power switches will degenerate the power conversion efficiency. Although a ripple-free single-input three-output converter without a coupled inductor was introduced in [36] , large amount passive components including diodes, capacitors and inductors were adopted, and the corresponding voltage gain was sensitive to parasitic parameters. In this study, the softswitching technique is adopted for improving the power conversion efficiency. As can been seen from comprehensive comparisons with other literatures in Table 4 , the proposed HSTDC indeed performs high power conversion efficiency and fewer manufacturing cost under a kW-level experimental prototype.
V. CONCLUSION
This study has successfully developed a high-efficiency single-input triple-outputs dc/dc converter (HSTDC) for high step-up applications, and this coupled-inductor-based converter has been applied well for the application with high voltage ratios and multiple output terminals. The proposed HSTDC has an excellent stabilization under various experimental conditions and input voltage variations. From the experimental verification, the maximum power conversion efficiency is over 96% due to the soft-switching technique. In this study, the proposed HSTDC incorporates a coupled inductor, a power switch, four schottky diodes, two metalized-polyester film capacitors, and one auxiliary inductor to achieve the objectives of high-efficiency power conversion, zero-current-switching (ZCS) turned-on, and single-input triple-outputs feature. A kW-level experimental prototype has built and verified the theoretical analyses with the practical behaviors. Due to the distinguishing characteristics of the single-input multiple-outputs operation, the proposed HSTDC also can be easily used for other high step-up applications.
The major advantages of this study are summarized as follows: 1) The proposed converter via only one power switch achieves the goals of a high step-up ratio, the highefficiency power conversion, and different output voltage levels. 2) Since the voltage stress of the power switch can be clamped to be a specific voltage level, the power switch with a lower turned-on resistor can be selected to decrease the conduction loss, and the switching loss will be alleviated via the soft-switching technique. 3) A feedback control system can be implemented by a digital signal processor instead of a traditional analog control circuit. 4) The closed-loop control method is designed to stabilize the output voltage for load variations. 5) The auxiliary source supplies energy for peripheral equipment instead of another power subsystems, and benefits as saving the manufacturing cost and simplifying complicated control systems.
In order to further regulate the output voltage levels independently, an active switch and a three-winding coupled inductor can be introduced to manipulate the output voltage levels with different duty cycles. By this case, the new circuit framework can be referred to [31] , and multiple-input multiple-output (MIMO) dc/dc converter used in power systems also can be further investigated in the future research.
